Electronic Design
Home Current Issue Back Issues Subscribe/Renew
Email this Article    Printer-Friendly    Reader Comments   

[What's New]
Drop the BOM costs with PLL-based devices

Paul Whytock
ED Online ID #16873
April 12, 2007

ON Semiconductor expanded its high-performance clock-generation family with its PureEdge series of phase-locked-loop (PLL)- based devices. The first PureEdge devices to arrive are the NB3N3001 and NB3N3011. The devices are 3.3V clock generators, which feature LVPECL differential outputs.

By creating LVPECL, subpicosecond jitter-quality clocks at 100, 106.25, and 212.5 MHz, these devices will find homes in FibreChannel and Serial ATA applications. The architecture provides improved design flexibility and reduced cost when compared to standard crystal oscillators, claims the company.




POST YOUR COMMENTS HERE

Name:

Email:


Rate this article:

 less useful more useful 
1
2
3
4
5
Your Comments:


PartFinder

Find real-time pricing, stock status, same-day/next-day shipping options and more. Brought to you by Digi-Key. Go to PartFinder.    
GlobalSpec

PART SEARCH :
Powered by: GlobalSpec - The Engineering Search Engine
Sponsored Links

Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources