Electronic Design
Home Current Issue Back Issues Subscribe/Renew
Email this Article    Printer-Friendly    Reader Comments   

[Upfront]
55nm process cuts power, die cost

Paul Whytock
ED Online ID #16727
June 7, 2007

Hsinchu, Taiwan: The 55nm process technology developed by Taiwan Semiconductor Manufacturing Company (TSMC) is a 90% linear-shrink process from 65nm, including I/O and analog circuits. The company claims that the process delivers significant die cost savings from 65nm, while offering the same speed and 10% to 20% lower power consumption.

Because the 55nm process is a direct shrink, IP providers can use existing libraries and port their 65nm designs with minimal work. The 55nm logic family includes general-purpose and consumer platforms.




POST YOUR COMMENTS HERE

Name:

Email:


Rate this article:

 less useful more useful 
1
2
3
4
5
Your Comments:


PartFinder

Find real-time pricing, stock status, same-day/next-day shipping options and more. Brought to you by Digi-Key. Go to PartFinder.    
GlobalSpec

PART SEARCH :
Powered by: GlobalSpec - The Engineering Search Engine
Sponsored Links

Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources