Electronic Design
Home Current Issue Back Issues Subscribe/Renew
Email this Article    Printer-Friendly    Reader Comments   

[Upfront]
Agere Goes For Palladium II System

Paul Whytock
ED Online ID #10772
July 2005

Cadence Design Systems announced that Agere Systems chose the Palladium II accelerator/emulator system after using the original Cadence Palladium system to verify and launch its TrueAdvantage converged access solutions. The increased capacity of Palladium II will reduce the overall functional-verification process of Agere's most complex chip designs, claims Cadence.

Agere cited the Palladium II system's high-performing multi-user capabilities, increased run-time performance, and strong debug capabilities. The overall result will enable Agere to begin verifying the hardware and software up to three months earlier in the design process—directly addressing intense time-to-market pressures.

According to Agere, the entire verification environment for the TrueAdvantage converged access solutions was up and running within two weeks. This included third-party IP, the operating system and external debuggers, and connections to external networking-test sets such as Bit-gate and Adtech.




POST YOUR COMMENTS HERE

Name:

Email:


Rate this article:

 less useful more useful 
1
2
3
4
5
Your Comments:


PartFinder

Find real-time pricing, stock status, same-day/next-day shipping options and more. Brought to you by Digi-Key. Go to PartFinder.    
GlobalSpec

PART SEARCH :
Powered by: GlobalSpec - The Engineering Search Engine
Sponsored Links

Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources